Toggle Main Menu Toggle Search

Open Access padlockePrints

The Newcastle University research output collection, currently available on ePrints, will shortly be moving to a new open repository platform, Figshare. To prepare for the data migration we have paused adding new content to ePrints, and will resume once the new repository is launched. During this time you will continue to have access to ePrints (but no new content will appear). We will share updates here when available.

Implementation of wave-pipelined interconnects in FPGAs

Lookup NU author(s): Dr Terrence Mak, Crescenco D'Alessandro, Professor Alex YakovlevORCiD

Downloads

Abstract

Global interconnection and communication at high clock frequencies are becoming more problematic in FPGA. In this paper, we address this problem by presenting an interconnect wave-pipelining strategy, which utilizes the existing programmable interconnects fabrics to provide high-throughput communication in FPGA. Two design approaches for interconnect wave-pipelining, using simple clock phase shifting and asynchronous phase encoding, are presented in this paper. Experimental results from a Xilinx Virtex-5 FPGA device are also presented. © 2008 IEEE.

Publication metadata

Author(s): Mak T, D'Alessandro C, Sedeole P, Cheung PYK, Yakovlev A, Luk W

Publication type: Conference Proceedings (inc. Abstract)

Publication status: Published

Conference Name: Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008

Year of Conference: 2008

Pages: 213-214

Date deposited: 27/05/2010

Publisher: IEEE Computer Society

URL: http://dx.doi.org/10.1109/NOCS.2008.4492743

DOI: 10.1109/NOCS.2008.4492743

Library holdings: Search Newcastle University Library for this item

ISBN: 0769530982

Share